Regviz

Silicon Labs /EFR32BG24A020F1024IM48 /MODEM_S /CF

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CF

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/MODEM_S/CF#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DF3)DEC00DEC10DEC20 (CF7)CFOSR0 (ADD0)DEC1GAIN

DEC1GAIN=ADD0, DEC0=DF3, CFOSR=CF7

Description

No Description

Fields

DEC0

First decimation

0 (DF3): Decimation Factor 0 = 3. Cutoff 0.050 * fHFXO.

1 (DF4WIDE): Decimation Factor 0 = 4. Cutoff 0.069 * fHFXO.

2 (DF4NARROW): Decimation Factor 0 = 4. Cutoff 0.037 * fHFXO.

3 (DF8WIDE): Decimation Factor 0 = 8. Cutoff 0.012 * fHFXO.

4 (DF8NARROW): Decimation Factor 0 = 8. Cutoff 0.005 * fHFXO.
DEC1

Second decimation
DEC2

Third decimation
CFOSR

Center Frequency Oversampling Ratio

0 (CF7): Oversampling ratio = 7

1 (CF8): Oversampling ratio = 8

2 (CF12): Oversampling ratio = 12

3 (CF16): Oversampling ratio = 16

4 (CF32): Oversampling ratio = 32

5 (CF0): Center frequency set to 0
DEC1GAIN

Second decimation filter gain

0 (ADD0): No additional gain. Suggested setting for BW higher than 1kHz

1 (ADD6): 6 dB additional gain. Suggested setting for BW between 250 Hz and 1 kHz

2 (ADD12): 12 dB additional gain. Suggested setting for BW less than 250 Hz

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data